Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)
Stavka #: 259399970

Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)

Stavka #: 259399970

€ 316

Price Details

Excluding Shipping & Custom charges ( Shipping and custom charges will be calculated on checkout )

*All items will import from TR

Na lageru
tr Uvezeno iz Turkey trgovine

QTY:

Na zalihi je ostalo samo 3 artikala.
Naručite sada i dobijte ga oko Monday, Studeni 09
Our Top Logistics Partners
  • fedex
  • dhl
Prikaži više
fast shipping

Fast
Shipping

free return

Free
Return*

secure packaging

Secure Packaging

100% original products

100% Original Products

pci-dss

PCI DSS Compliance

iso certified

ISO 27001 Certified


paypal payment
visa payment
mastercard payment
Note: Step Down Voltage Transformer required for using electronics products of Turska store (230 V). Recommended power converters Kupi sada.

Detalji o proizvodu

Shop Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik) online at a best price in Croatia. 3832258825
  • Network nodes, such as broadband access components, are facing new design challenges due to recent trends in applications and technologies. Stringent constraints on platform costs, performance, and power dissipation increasingly require novel programmable application-specific multi-processor architectures to be deployed. Early design space exploration is required to build a proper hardware platform. Multiple processing elements and on-chip interconnects need to be integrated. As complexity grows there is a demand to efficiently evaluate the performance of the complete system. Due to the complexity and heterogeneity it is no longer feasible to start with a model at the register-transfer level. Abstractions must be found to allow performance evaluation even in the concept phase of the design flow.A system-level performance evaluation framework is required to explore multi-processor architectures and to quantitatively evaluate different design alternatives. Due to a lack of these frameworks, today’s architectures exhibit overprovisioning of resources instead of configurability in general or reconfigurability at run-time. This leads to systems that are either designed too pessimistically in order to meet all traffic requirements or too optimistically due to inaccurate approximations of resource utilizations caused by non-deterministic real-life workload.Multi-processor architectures can address non-deterministic workload by reconfigurability that can be expressed, e. g., by load balancing. Thereby, workload is distributed among a number of processing resources. Several approaches exist to exploit load balancing of computing resources within a System-on-Chip (SoC). However, complex network nodes consist of several SoCs and their complexity prevents a quantitative evaluation of system-level load balancing at low abstractions.The above issues are concerned with two main contributions that can be summarized as follows:1. A system-level performance evaluation framework, named SystemQ, isintroduced that provides a high abstraction, i. e. performance abstraction. SystemQ is based on queuing theory and implemented using SystemC. It therefore provides modeling at multiple abstractions and enables a refinement path between these abstractions. 2. A disciplined approach to system-level load balancing in systems consisting of several systems-on-chip is motivated. The advantages of this approach are compared quantitatively with SoC-local load balancing by using the SystemQ framework.This thesis reveals how to use the performance evaluation framework in order to efficiently model and simulate load balancing of multi-SoC platforms. The results of this work will eventually influence the design of future SoC platform architectures by means of improved performance and economical deployment of resources. Daha fazla göster
YayıncıShaker
Yayınlanma Tarihi1 Şubat 2007
Baskı1.
Dilİngilizce
ISBN-103832258825
ISBN-13978-3832258825
Boyutlar14.9 x 1.4 x 20.9 cm

OPIS PROIZVODA

Performance Evaluation of Parallel Packet-Processing Architectures Using SystemC-based Modeling and Refinement (Berichte aus der Elektrotechnik)

Imate li pitanja? Cavrljajte s nama

Pitanja i odgovori kupaca

  • pitanje: Kako kupovati Performance Evaluation of Parallel Packet-Processing online od Ubuya?

    odgovor: Jednostavno je kupovati Performance Evaluation of Parallel Packet-Processing online s Ubuya.. Samo trebate potražiti proizvod, odabrati način dostave tijekom odjave i dobiti ga na svoju lokaciju.
  • pitanje: Je li Performance Evaluation of Parallel Packet-Processing dostupan za online kupnju u Croatia?

    odgovor: Da, na Ubuyu Croatia ovaj proizvod vam je dostupan za kupnju po razumnoj cijeni.. Performance Evaluation of Parallel Packet-Processing nije dostupan lokalno, ali možete nam povjeriti naše usluge ekspresne dostave.
  • pitanje: Koliko dugo je potrebno da dobijete proizvod nakon narudžbe?

    odgovor: Vrijeme isporuke vašeg naručenog proizvoda ovisi o tome što ste naručili i načinu dostave koji ste odabrali.. Predviđeno vrijeme dostave navedeno je tijekom procesa naplate, stoga budite bezbrižni prilikom kupovine.

İngilizce Baskı Sören Sonntag Format: Kağıt Kapak Editorial Review

Nije pronađena urednička recenzija

Customer Reviews & Ratings

5.0
1 ocjene kupaca
  • 5 zvjezdica
    100%
  • 4 zvjezdica
    0%
  • 3 zvjezdica
    0%
  • 2 zvjezdica
    0%
  • 1 zvjezdica
    0%

Recenzirajte ovaj proizvod

Podijelite svoje misli s drugim kupcima

Product Price History

Važne informacije

  • Ograničenja: imajte na umu da jamstvo možda ne vrijedi za proizvode koji se dostavljaju u inozemstvo; servis možda neće biti dostupan; priručnici proizvoda, upute i sigurnosna upozorenja možda nisu na jeziku zemlje odredišta; proizvodi (i prateći materijali) možda nisu u skladu sa standardima, specifikacijama i zahtjevima za označavanje zemlje odredišta; proizvod možda nije usklađen s naponom struje i drugim električnim standardima (zbog čega će možda trebati adapter ili pretvarač). Primatelj je odgovoran za provjeru može li proizvod prema važećim zakonima biti uvezen u zemlju odredišta. Kad naručujete od Ubuya ili njegovih partnera, primatelj se smatra registriranim uvoznikom i mora se pridržavati svih zakona i propisa zemlje odredišta.
  • Svi proizvodi navedeni na Ubuyu nisu za prodaju, jer je Ubuy globalna tražilica. Proizvodi podliježu propisima o izvozu i trgovini.